
Freeform Search



DATE: Thursday, September 29, 2005 Printable Copy Create Case


Set Name Query side by side		Hit Count	Set Name result set
DB=P	GPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L4</u>	L1 same ((selectively near5 connect\$3) same first same second)	1	<u>L4</u>
<u>L3</u>	L1 and ((selectively near5 connect\$3) same first same second)	24	<u>L3</u>
<u>L2</u>	L1 and (selectively near5 connect\$3)	162	<u>L2</u>
<u>L1</u>	(serial adj 1 parallel) near 10 port	4210	<u>L1</u>

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
"serial port" same "parallel port" and ((selectively near5 connect\$3) same first same second)	57



Search History

DATE: Thursday, September 29, 2005 Printable Copy Create Case

Set Name side by side	Query	<u>Hit</u> Count	Set Name result set
DB=PGPB, $USPT$, $USOC$; $PLUR=YES$; $OP=OR$			
<u>L6</u>	"serial port" same "parallel port" and ((selectively near5 connect\$3) same first same second)	57	<u>L6</u>
DB=EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR			
<u>L5</u>	L1 and ((selectively near5 connect\$3) same first same second)	0	<u>L5</u>
DB=P	GPB,USPT,USOC; PLUR=YES; OP=OR		
<u>L4</u>	L1 same ((selectively near5 connect\$3) same first same second)	1	<u>L4</u>
<u>L3</u>	L1 and ((selectively near5 connect\$3) same first same second)	24	<u>L3</u>
<u>L2</u>	L1 and (selectively near5 connect\$3)	162	<u>L2</u>
<u>L1</u>	(serial adj 1 parallel) near 10 port	4210	<u>L1</u>

END OF SEARCH HISTORY

Refine Search

Search Results -

Terms	Documents
L1 and ((selectively near5 connect\$3) same first same second)	0

Database:

US Pre-Grant Publication Full-Text Database
US Patents Full-Text Database
US OCR Full-Text Database
US OCR Full-Text Database
EPO Abstracts Database
JPO Abstracts Database
Derwent World Patents Index
IBM Technical Disclosure Bulletins

L5


Recall Text
Clear
Interrupt


Search History

DATE: Thursday, September 29, 2005 Printable Copy Create Case

Set Name Query		Set Name result set
side by side		result set
$DB=EPAB,JPAB,DWPI,TDBD;\ PLUR=YES;\ OP=OR$		
<u>L5</u> L1 and ((selectively near5 connect\$3) same first same second)	0	<u>L5</u>
DB=PGPB, USPT, USOC; PLUR=YES; OP=OR		
<u>L4</u> L1 same ((selectively near5 connect\$3) same first same second)	1	<u>L4</u>
<u>L3</u> L1 and ((selectively near5 connect\$3) same first same second)	. 24	<u>L3</u>
<u>L2</u> L1 and (selectively near5 connect\$3)	162	<u>L2</u>
<u>L1</u> (serial adj 1 parallel) near 10 port	4210	<u>L1</u>

END OF SEARCH HISTORY





∦Start 🕖 🚇 🖺 " 🖔 EAST - [...



Home | Login | Logest | Access information | Arens | Sitemap | Help

Welcome United States Patent and Trademark Office

HEE XPLORE GUIDE SUPPORT BROWSE SHARCH Search Results Results for "((serial and parallel<in>metadata) <and> (port<in>metadata))<and> (se..." [☑e-mail 🚇 printer friencily Your search matched 15 of 1239820 documents. A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order. » Search Options Modify Search View Session History ((serial and parallel<in>metadata) <and> (port<in>metadata))<and> (select*<in> New Search Check to search only within this results set Display Format: Citation Citation & Abstract × Key IEEE Journal or Magazine IEEE JNL Select Article Information SEE JINE. IEE Journal or Magazine IEEE Conference Proceeding SEEE CNF 1. A 622-Mb/s bit/frame synchronizer for high-speed backplane data communication Yoshimura, T.; Kondoh, H.; Matsuda, Y.; Sumi, T.; IEE Conference Proceeding HE ONE Solid-State Circuits, IEEE Journal of HEEF STD IEEE Standard Volume 31, Issue 7, July 1996 Page(s):1063 - 1066 Digital Object Identifier 10.1109/4.508223 AbstractPlus | References | Full Text: PDE(368 KB) | NEER JINL 2. Multiwavelength parallel optical interconnects for massively parallel processing ... Patel, R.R.; Bond, S.W.; Pocha, M.D.; Larson, M.C.; Garrett, H.E.; Drayton, R.F.; Petersen, H.E.; Krol, D.M.; Deri, R.J.; Lowry, M.E.; Selected Topics in Quantum Electronics, IEEE Journal of Volume 9, Issue 2, March-April 2003 Page(s):657 - 666 Digital Object Identifier 10.1109/JSTQE.2003.813313 AbstractPlus | References | Full Text: PDE(512 KB) | IEEE JRL 3. Core control circuit for submillimiterrobot Jarry, M.; Otis, M.; Semmaoui, H.; Hache, G.; Fontaine, R.; Engineering in Medicine and Biology Society, 2003. Proceedings of the 25th Annual International Conference of the IEEE Volume 4, 17-21 Sept. 2003 Page(s):3427 - 3430 Vol.4 AbstractPlus | Full Text: PDF(325 KB) IEEE CNF 4. A high speed dual port memory with simultaneous serial and random mode access for video applications Pinkham, R.; Redwine, D.J.; Valente, F.A.; Herndon, T.H.; Anderson, D.F.; Solid-State Circuits, IEEE Journal of Volume 19, Issue 6, Dec 1984 Page(s):999 - 1007 AbstractPlus | Full Text: PDF(1352 KB) IEEE JNL 5. HYPASS: an optoelectronic hybrid packet switching system Arthurs, E.; Goodman, M.S.; Kobrinski, H.; Vecchi, M.P.; Selected Areas in Communications, IEEE Journal on Volume 6, Issue 9, Dec. 1988 Page(s):1500 - 1510 Digital Object Identifier 10.1109/49.12877 AbstractPlus | Full Text: PDE(932 KB) SEEE JNL 6. Pipelined, time-sharing access technique for an integrated multiport memory Endo, K.; Matsumura, T.; Yamada, J.; Solid-State Circuits, IEEE Journal of Volume 26, Issue 4, April 1991 Page(s):549 - 554 Digital Object Identifier 10.1109/4.75053

AbstractPlus | Full Text: PDF(556 KB) IEEE JNL

	7.	Autonet: a high-speed, self-configuring local area network using point-to-point links Schroeder, M.D.; Birrell, A.D.; Burrows, M.; Murray, H.; Needham, R.M.; Rodeheffer, T.L.; Satterthwaite, E.H.; Thacker,
		C.P.; Selected Areas in Communications, IEEE Journal on
		Volume 9, Issue 8, Oct. 1991 Page(s):1318 - 1335 Digital Object Identifier 10.1109/49.105178
		AbstractPlus Full Text: PDE(1732 KB) IEEE JNL
	8.	Two-dimensional parallel pipeline smart pixel array cellular logic (SPARCL) processors-chip design and system implementation
	•	Kuznia, C.B.; Wu, JM.; Chen, CH.; Hoanca, B.; Cheng, L.; Weber, A.G.; Sawchuk, A.A.;
		Selected Topics in Quantum Electronics, IEEE Journal of Volume 5, Issue 2, March-April 1999 Page(s):376 - 386
		Digital Object Identifier 10.1109/2944.778326
		AbstractPlus References Full Text: PDF(676 KB) 接差 J科L
	9.	Real-time ISI free window tracking scheme for OFDM systems
		Zhigang Zhou; Shixin Cheng; Ming Chen; Haifeng Wang; Vehicular Technology Conference, 2004. VTC2004-Fall. 2004 IEEE 60th
		Volume 6, 26-29 Sept. 2004 Page(s):4325 - 4329 Vol. 6
		Digital Object Identifier 10.1109/VETECF.2004.1404895
		AbstractPlus Full Text: PDF(1989 KB) 経営を CMF
	10	Experiences using the Cray Multi-Threaded Architecture (MTA-2)
		Anderson, W.; Rosenberg, R.; Lanzagorta, M.; User Group Conference, 2003. Proceedings
		2003 Page(s):378 - 383
		Digital Object Identifier 10.1109/DODUGC.2003.1253421
		AbstractPlus Full Text: PDE(217 KB) (認識的の形態)
	11	. General purpose RISC based unit: a building block for fast data acquisition systems Epstein, A.; Boulin, C.;
		Real Time Conference, 1999. Santa Fe 1999. 11th IEEE NPSS
		14-18 June 1999 Page(s):123 - 125
		Digital Object Identifier 10.1109/RTCON.1999.842580
		AbstractPlus Full Text: PDF(240 KB) IEEE & CNE
.	12	. Transputer based super resolution of SAR images: two approaches to a parallel solution Pryde, G.C.; Delves, L.M.; Luttrell, S.P.;
		Transputers for Image Processing Applications, IEE Colloquium on
		13 Feb 1989 Page(s):7/1 - 7/3
		AbstractPlus Full Text: PDF(116 KB) NEW CNF
	13	. A simple micro-threaded data-driven processor
		Bindal, A.; Brugada, S.; Ha, T.; Sana, W.; Singh, M.; Tejaswi, V.; Wyland, D.; Digital System Design, 2004. DSD 2004. Euromicro Symposium on
		31 Aug3 Sept. 2004 Page(s):70 - 77
		Digital Object Identifier 10.1109/DSD.2004.1333260
		AbstractPlus Full Text: PDF(326 KB) NEW CNF
	14	. Supporting fully adaptive routing in InfiniBand networks
		Martinez, J.C.; Flich, J.; Robles, A.; Lopez, P.; Duato, J.; Parallel and Distributed Processing Symposium, 2003. Proceedings. International
		22-26 April 2003 Page(s):10 pp.
		Digital Object Identifier 10.1109/IPDPS.2003.1213130
		AbstractPlus Full Text: PDF(306 KB) 기본원은 축사된
\Box	15	. Supporting adaptive routing in InfiniBand networks
		Martinez, J.C.; Flich, J.; Robles, A.; Lopez, P.; Duato, J.; Parallel, Distributed and Network-Based Processing, 2003. Proceedings. Eleventh Euromicro Conference on
		5-7 Feb. 2003 Page(s):165 - 172
		Digital Object Identifier 10.1109/EMPDP.2003.1183583

AbstractPlus | Full Text: PDE(329 KB) | REIER ONE

#Inspec

Help Contact Us Privacy & Security IEEE.org

© Copyright 2005 IEEE - All Pights Reserved

Home | Login | Logout | Access Information | Alerts | Stematy | Help

Welcome United States Patent and Tradenmik Office

AbstractPlus

SEARCH

SROWSE

BEER XPLOSE GUIDE

SUPPORT

and putter trienchy Semail

Access this document

Full Text: PDE (1352 KB)

video applications

Download this citation

Choose Citation

Download EndNote, ProCite, RefMan

» Learn More

Rights & Permissions

Recuest Permissions

» Learn More

Pinkham, R., Redwine, D.J., Yalente, F.A., Herndon, T.H., Anderson, D.F.

A high speed dual port memory with simultaneous serial and random mode access for

This paper appears in: Solid-State Circuits, IEEE Journal of

Publication Date: Dec 1984 Volume: 19, Issue: 6

On page(s): 999 - 1007

ISSN: 0018-9200

Posted online: 2003-01-06 16:59:32.0

can be achieved with video bandwidths beyond 100 MHz. The dual-ported nature of the device allows a graphics processor to operate on the frequency of 33 MHz. When used in conjunction with multiple devices of the same design, a high-resolution bit-mapped video display system A 64K/spl times/1 NMOS dynamic RAM which is interfaced in an on-chip 256-bit high-speed shift register is described. The device allows parallel transfer of 256 bits from a selected row in memory to the shift register in a normal RAS cycle time. Subsequently, the device provides simultaneous and asynchronous access from both the DRAM and the serial ports. The shift register can operate at a typical DRAM portion of the device while the shift register simultaneously provides a video data stream to a video display system.

index Terms

Inspec

Not Available

Non-controlled Indexing

Shift registers computer graphic equipment fleat effect integrated circuits integrated memory circuits random-access Computer graphic equipment. Field effect, integrated, circuits. Integrated memory, circuits. Random-access, storage. storage shift registers

Author Keywords

Not Available

References

No references available on IEEE Xplore.

Citing Documents

No citing documents available on IEEE Xplore.

#Inspec.

& Copyright 2005 IEEE -- All Rights Reserved . Help Contact Us Privacy & Security IEEE.org